Design Engineer - Flow Development
USA-California-San Jose-1320 Ridder Park Driveonsitemid$122K – $195K
Posted today · via Workday
About this role
Please Note: 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) 2. If you already have a Candidate Account, please Sign-In before you apply. Job Description: Broadcom's Timing Sign-Off group in Central Engineering is looking for an energetic and self-driven professional to join our team. Our group’s mission is to provide an advanced timing sign-off flow to Broadcom’s chip teams with the goal of achieving best in class solutions with high yield and fully optimized margins. The candidate will participate in flow development, data analysis, and statistical modeling. This includes the development of new features, further enhancements and automation, and support for the existing flows and functions.…
What we'd score you on
reqspace match rubricFive dimensions, recruiter-grade. Upload your resume and we'll generate a written explanation of where you fit and where the gaps are.
1
Skills match
For this role: python, perl, shell, teams
2
Level fit
This role is mid-level. We check your trajectory against it.
3
Domain experience
Your work in the role's domain matters more than your years total. We weight recent and direct experience.
4
Recency
A skill you used last quarter weighs more than one from five years ago. We grade on recency, not lifetime.
5
Location fit
This role is based in USA-California-San Jose-1320 Ridder Park Drive. We weight your proximity and willingness to relocate.
Score yourself on this role.
Free · no card · written explanation included
Skills in this role
Pulled from the job description. These are the keywords we'll weight when scoring your fit.
pythonperlshellteams
More at 4473 VMware, K.K.
- View →Design Engineer - Timing MethodologyUSA-California-San Jose-1320 Ridder Park Drive
- View →Foundation IP Memory Verification EngineerSingapore-Yishun
- View →Staff Memory Circuit Design EngineerIND-Bangalore Electronic City - S1
- View →Senior Memory Circuit Design EngineerIND-Bangalore Electronic City - S1
- View →Foundation IP Memory Verification EngineerSingapore-Yishun
- View →Foundation IP Design EngineerSingapore-Yishun
