CPU Floorplan Lead
Indiaonsitesenior
Posted today · via Workday
About this role
Job Details: Job Description: Defines the physical dimensions of the CPU IP with consideration for overall product costs such as die size optimization, die per reticle/good die per wafer maximization, and right technology selection as it pertains to metal layers and reuse strategy across different SKUs in a product family. Performs integration of all dies in a package and completes the relevant checks before tapeout. Creates and physical database for the IP. Collaborates with architects to optimize the placement of IPs for latency as well as die area/aspectratio. Creates specifications and collaterals for the IP blocks to execute the floorplan and automatic place and route (APR) at subsequent hierarchies.…
What we'd score you on
reqspace match rubricFive dimensions, recruiter-grade. Upload your resume and we'll generate a written explanation of where you fit and where the gaps are.
1
Skills match
For this role: r, teams
2
Level fit
This role is senior-level. We check your trajectory against it.
3
Domain experience
Your work in the role's domain matters more than your years total. We weight recent and direct experience.
4
Recency
A skill you used last quarter weighs more than one from five years ago. We grade on recency, not lifetime.
5
Location fit
This role is based in India. We weight your proximity and willingness to relocate.
Score yourself on this role.
Free · no card · written explanation included
Skills in this role
Pulled from the job description. These are the keywords we'll weight when scoring your fit.
rteams
More at 500 Intel Ireland
- View →Facilities Site ManagerUS, Arizona, Phoenix
- View →TD Media and Collaterals Development EngineerUS, Arizona, Phoenix
- View →AIG Power Delivery Pathfinding ResearcherUS, Oregon, Hillsboro
- View →AutoTEM technicianUS, Oregon, Hillsboro
- View →Tool Install ManagerUS, Arizona, Phoenix
- View →Semiconductor Manufacturing Engineer- F11X ProductionUS, New Mexico, Albuquerque