Senior FPGA Engineer (VHDL/Verilog)

As a Senior FPGA Engineer , you will contribute to the development of key components of our networking system, including SmartNICs and hybrid optical switches. You will be responsible for designing and optimizing VHDL and/or Verilog implementations. In the next phase, you will verify your designs in simulation by writing test cases and scenarioʼs within our Python simulation environment. You will integrate your designs and IP cores into our FPGA projects. Next to this, timing analysis and on-target verification are key responsibilities of this role. Finally, you will participate in the system level performance testing and debug fixing in close collaboration with the software and networking team. Requirements Must-have Masterʼs degree in electronics engineering, or similar by experience.…