SOC Timing Engineer
Penang 15onsitemid
Posted yesterday · via Workday
About this role
Job Details: Job Description: As an STA design engineer candidate will be responsible for timing closure and signoff of FPGA/SoC and Subsystem timing. Candidate will be involved in static timing analysis, providing/deriving interface timing constraints to partitions and doing final timing signoff.…
What we'd score you on
reqspace match rubricFive dimensions, recruiter-grade. Upload your resume and we'll generate a written explanation of where you fit and where the gaps are.
1
Skills match
We compare your skills against the role requirements.
2
Level fit
This role is mid-level. We check your trajectory against it.
3
Domain experience
Your work in the role's domain matters more than your years total. We weight recent and direct experience.
4
Recency
A skill you used last quarter weighs more than one from five years ago. We grade on recency, not lifetime.
5
Location fit
This role is based in Penang 15. We weight your proximity and willingness to relocate.
Score yourself on this role.
Free · no card · written explanation included
More at Altera
- View →DFX Verification EngineerBengaluru, Karnataka, India
- View →Signal Integrity & Power Integrity EngineerPenang 15, Penang, Malaysia
- View →Senior Physical Design Engineer/LeadSan Jose, California, United States
- View →Senior Director of EngineeringAustin, Texas, United States
- View →Indirect Sourcing ManagerPenang 15, Penang, Malaysia
- View →Sales AnalystShenzhen, Guangdong, China (Remote)