R&D Engineer Physical Design

USA-CA San Jose Innovation Driveonsitemid$144K – $230K

Posted today · via Workday

About this role

Please Note: 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) 2. If you already have a Candidate Account, please Sign-In before you apply. Job Description: We are seeking an experienced ASIC Implementation Engineer to drive physical design execution on next-generation, high-complexity system-on-chip (SoC) architectures across advanced FinFET process nodes (e.g., 5nm, 3nm, 2nm). In this role, you will lead critical implementation disciplines—from floorplanning through to clocking, power integrity, and final tapeout.…

Read the full description on Broadcom's site →

What we'd score you on

reqspace match rubric

Five dimensions, recruiter-grade. Upload your resume and we'll generate a written explanation of where you fit and where the gaps are.

1

Skills match

For this role: teams

2

Level fit

This role is mid-level. We check your trajectory against it.

3

Domain experience

Your work in the role's domain matters more than your years total. We weight recent and direct experience.

4

Recency

A skill you used last quarter weighs more than one from five years ago. We grade on recency, not lifetime.

5

Location fit

This role is based in USA-CA San Jose Innovation Drive. We weight your proximity and willingness to relocate.

Score yourself on this role.
Free · no card · written explanation included
See if I'm a fit →

Skills in this role

Pulled from the job description. These are the keywords we'll weight when scoring your fit.

teams

More at Broadcom

See all open jobs at Broadcom →