Design Engineer
Bengaluruonsitemid
Posted today · via Radancy
About this role
Job Overview: The Physical IP Division in Arm creates Memory IPs which are extensively used by thousands of SoC designers around the world to design groundbreaking chips. We are currently developing memory fast cache instances on advanced technologies like 14A, 2nm from the leading foundries of the world. The various SRAM solutions are optimized for high speed, low power and high density, to cater to a variety of applications, ranging from Server to mobile and IoT. Responsibilities: Candidate will be responsible for working on design , margining , characterization, verification and release of Memory instances .…
What we'd score you on
reqspace match rubricFive dimensions, recruiter-grade. Upload your resume and we'll generate a written explanation of where you fit and where the gaps are.
1
Skills match
For this role: shell, teams
2
Level fit
This role is mid-level. We check your trajectory against it.
3
Domain experience
Your work in the role's domain matters more than your years total. We weight recent and direct experience.
4
Recency
A skill you used last quarter weighs more than one from five years ago. We grade on recency, not lifetime.
5
Location fit
This role is based in Bengaluru. We weight your proximity and willingness to relocate.
Score yourself on this role.
Free · no card · written explanation included
Skills in this role
Pulled from the job description. These are the keywords we'll weight when scoring your fit.
shellteams
More at Careers Arm Com
- View →Graduate Hardware EngineerTrondheim, Norway
- View →Senior Information DeveloperCambridge, United Kingdom
- View →Staff Post-Silicon DDR CharacterizationChandler, Arizona
- View →CPU Microarchitecture Modelling and Performance Analysis InternSophia Antipolis, France
- View →Principal Modeling EngineerSan Jose, California
- View →Staff Application Engineer (Performance Analysis)Shanghai, China