Post-Silicon Validation Engineer (Multiple Levels)
Irvineonsitemid$100K – $200K
via Greenhouse
About this role
About The Role Celero is seeking Post-Silicon Validation Engineers to join our validation team for next-generation coherent DSP ASICs powering AI and hyperscale optical networking. As a member of our engineering team, you will play an important role in enabling first silicon, silicon characterization, and ensuring product readiness for customer deployment and high-volume production. We are seeking multiple levels from early career to Senior Staff level. This is a role within a fast-paced startup where you will work with Architecture, Design, Firmware, Systems, Apps, Marketing, ATE, Product Engineering, and customers to solve complex silicon challenges.…
What we'd score you on
reqspace match rubricFive dimensions, recruiter-grade. Upload your resume and we'll generate a written explanation of where you fit and where the gaps are.
1
Skills match
For this role: python, teams
2
Level fit
This role is mid-level. We check your trajectory against it.
3
Domain experience
Your work in the role's domain matters more than your years total. We weight recent and direct experience.
4
Recency
A skill you used last quarter weighs more than one from five years ago. We grade on recency, not lifetime.
5
Location fit
This role is based in Irvine. We weight your proximity and willingness to relocate.
Score yourself on this role.
Free · no card · written explanation included
Skills in this role
Pulled from the job description. These are the keywords we'll weight when scoring your fit.
pythonteams
More at Celerocommunications
- View →Principal PLL Design EngineerIrvine, CA or San Jose, CA
- View →Principal Analog Design EngineerSan Jose, CA
- View →High-Speed Analog Layout Design EngineerCórdoba, Argentina
- View →Principal High-Speed Analog Layout Design EngineerSan Jose, CA
- View →Principal Physical Verification EngineerIrvine, CA
- View →Optical DSP Design EngineerOttawa, Ontario, Canada and Vancouver, British Columbia, Canada
