Senior/Principal Full-Chip Physical Verification Engineer
San Joseonsiteprincipal$150K – $250K
via Greenhouse
About this role
Celero Communications, Inc. is an exciting and fast-growing semiconductor startup developing high-performance coherent digital signal processors (DSPs) for optical interconnects used in large-scale AI infrastructure. Celero's goal is to enable higher-bandwidth, lower-power optical connectivity between AI clusters and data centers.
We are seeking a Senior/Principal Full-Chip Physical Verification Engineer to join our Physical Design team and help deliver complex digital blocks and full-chip implementations in advanced process technologies. This role will own all aspects of Physical Verification execution on advanced TSMC nodes, ensuring design quality, manufacturability, and tapeout readiness.…
Read the full description on Celerocommunicationsinc's site →
What we'd score you on
reqspace match rubricFive dimensions, recruiter-grade. Upload your resume and we'll generate a written explanation of where you fit and where the gaps are.
1
Skills match
For this role: python, shell, teams
2
Level fit
This role is principal-level. We check your trajectory against it.
3
Domain experience
Your work in the role's domain matters more than your years total. We weight recent and direct experience.
4
Recency
A skill you used last quarter weighs more than one from five years ago. We grade on recency, not lifetime.
5
Location fit
This role is based in San Jose. We weight your proximity and willingness to relocate.
Score yourself on this role.
Free · no card · written explanation included
Skills in this role
Pulled from the job description. These are the keywords we'll weight when scoring your fit.
pythonshellteams
More at Celerocommunicationsinc
- View →ASIC Design EngineerIrvine, San Jose, Ottawa, Vancouver
- View →PLL Design EngineerIrvine, CA and San Jose, CA
- View →Principal/Senior High-Speed Analog Layout EngineerIrvine, CA
- View →Senior Embedded Test EngineerOttawa, ON – Córdoba, Argentina - Irvine, CA
- View →Principal Physical Design EngineerSan Jose, CA and Irvine, CA
- View →Firmware DeveloperCórdoba, Cordoba, Argentina
