Ethernet System Integration Engineer
USonsitemid$164K – $232K
Posted today · via Workday
About this role
Job Details: Job Description: Join an enthusiastic team of engineers in Intel's Central Engineering Group (CEG), within the Custom ASICs Development Group (CADG), focused on enabling and integrating the next generation of programmable Infrastructure Processing Units (IPUs) and Foundation Network Interface Card (FNIC) product lines. As a System Integration Engineer, you will work across the firmware and hardware elements of the 200G/400G/800G/1.6T Ethernet PHY subsystem. Working closely with major cloud service providers and Intel's silicon, hardware, firmware, and software development teams, you will help deliver customized IPU- and FNIC-based solutions that enhance isolation, security, performance, storage, and system management for customers.…
What we'd score you on
reqspace match rubricFive dimensions, recruiter-grade. Upload your resume and we'll generate a written explanation of where you fit and where the gaps are.
1
Skills match
For this role: python, c++, shell, docker, grafana…
2
Level fit
This role is mid-level. We check your trajectory against it.
3
Domain experience
Your work in the role's domain matters more than your years total. We weight recent and direct experience.
4
Recency
A skill you used last quarter weighs more than one from five years ago. We grade on recency, not lifetime.
5
Location fit
This role is based in US. We weight your proximity and willingness to relocate.
Score yourself on this role.
Free · no card · written explanation included
Skills in this role
Pulled from the job description. These are the keywords we'll weight when scoring your fit.
pythonc++shelldockergrafanasegmentgitteams
More at Intel
- View →QA Automation Software StudentIsrael, Petah-Tikva
- View →AI and Data Engineer – Finance Enterprise Data SolutionsMalaysia, Penang
- View →Ethernet System Integration EngineerUS, Oregon, Hillsboro
- View →Photonic System Design EngineerUS, California, Santa Clara
- View →Substrate Capacity ManagerPRC, Shanghai
- View →Testchip Design EngineerMalaysia, Penang
