Power Integrity Intern Worker Engineer

Costa Ricaonsitejunior

Posted yesterday · via Workday

About this role

Job Details: Job Description: As a Physical Design Engineering Undergraduate Intern, you will actively contribute to the physical implementation of silicon and platform designs to ensure readiness for manufacturing. This role will provide hands-on experience in design flows, power integrity analysis, and validation activities for high-speed interconnect architecture. You will gain valuable skills, apply theoretical knowledge to practical projects, and explore future career opportunities while collaborating with a team of innovative engineers. The Silicon and Platform Engineering Group (SPE) drives innovation in silicon and platform design, ensuring the physical designs meet manufacturing and performance standards.…

Read the full description on Intel's site →

What we'd score you on

reqspace match rubric

Five dimensions, recruiter-grade. Upload your resume and we'll generate a written explanation of where you fit and where the gaps are.

1

Skills match

For this role: matlab, teams, split

2

Level fit

This role is junior-level. We check your trajectory against it.

3

Domain experience

Your work in the role's domain matters more than your years total. We weight recent and direct experience.

4

Recency

A skill you used last quarter weighs more than one from five years ago. We grade on recency, not lifetime.

5

Location fit

This role is based in Costa Rica. We weight your proximity and willingness to relocate.

Score yourself on this role.
Free · no card · written explanation included
See if I'm a fit →

Skills in this role

Pulled from the job description. These are the keywords we'll weight when scoring your fit.

matlabteamssplit

More at Intel

See all open jobs at Intel →