reqspace
Start free trial →
S
Sec

RTL Design Technologist

Posted 2w ago · via Workday

See if I'm a fit →Tailor my resume for this role →Apply on Workday ↗

About this role

Position Summary Clearly understand the required functions for development and design, and verify them according to their purpose in order to secure an optimized digital IP / SOC Role and Responsibilities Subsystem & Protocol Experts with Focus on Architecture, High-level Integration, Bus Fabric, connectivity PCIe/ UCIe, NoC, and High-Bandwidth Protocols. SoC Subsystem Design Engineer - High-Speed Interconnect (PCIe/UCIe) OR Storage & Peripheral Fabric (UFS/MMC/USB) OR Low-Speed Peripheral Fabric Focus: Global connectivity PCIe/ UCIe, NoC, and High-Bandwidth Protocols. Qualifications: 1. 5 –18 years of experience in SoC/IP RTL Design and Subsystem Architecture. 2.…

Read the full description on Sec's site →

What we'd score you on

reqspace match rubric

Five dimensions, recruiter-grade. Upload your resume and we'll generate a written explanation of where you fit and where the gaps are.

1

Skills match

For this role: r, teams

2

Level fit

We check your title trajectory against the seniority signal of the role.

3

Domain experience

Your work in the role's domain matters more than your years total. We weight recent and direct experience.

4

Recency

A skill you used last quarter weighs more than one from five years ago. We grade on recency, not lifetime.

5

Location fit

This role is based in a specific location. We weight your proximity and willingness to relocate.

Score yourself on this role.
Free · no card · written explanation included
See if I'm a fit →

Skills in this role

Pulled from the job description. These are the keywords we'll weight when scoring your fit.

rteams

More at Sec

See all open jobs at Sec →