DFT Engineer (Architect / Manager / Sr. Manager)
Bangaloreonsitemanager
Posted 3mo ago · via Lever
About this role
Role Overview
As a DFT Architect/Manager/Sr. Manager at Velaura AI, you will lead the definition, implementation, and execution of Design-for-Test strategies for next-generation AI and high-performance computing silicon. You will be responsible for driving test architecture, methodology, and implementation across complex ASIC/SoC designs, ensuring high test quality, manufacturability, reliability, and production readiness. You will work closely with architecture, RTL, verification, physical design, STA, validation, product engineering, and manufacturing teams to integrate robust DFT features into the silicon platform.…
What we'd score you on
reqspace match rubricFive dimensions, recruiter-grade. Upload your resume and we'll generate a written explanation of where you fit and where the gaps are.
1
Skills match
For this role: teams
2
Level fit
This role is manager-level. We check your trajectory against it.
3
Domain experience
Your work in the role's domain matters more than your years total. We weight recent and direct experience.
4
Recency
A skill you used last quarter weighs more than one from five years ago. We grade on recency, not lifetime.
5
Location fit
This role is based in Bangalore. We weight your proximity and willingness to relocate.
Score yourself on this role.
Free · no card · written explanation included
Skills in this role
Pulled from the job description. These are the keywords we'll weight when scoring your fit.
teams
More at Velaura
- View →Sr Engineer CAD Pre-Silicon Front End - BangaloreBangalore
- View →Functional Safety Architect - BangaloreBangalore
- View →AI Systems Architect (Models & Hardware Co-Design) - BangaloreBangalore
- View →SoC Design Verification Engineer - BangaloreBangalore
- View →Senior Formal Verification Engineer - BangaloreBangalore
- View →Senior Design Verification Engineer - BangaloreBangalore