Physical Verification Engineer (Staff / Sr. Staff)
Bangaloreonsitesenior
Posted 2mo ago · via Lever
About this role
Role Overview
As a Staff/Sr. Staff Physical Verification Engineer at Velaura AI, you will own block-level and full-chip physical verification and signoff for next-generation AI and high-performance computing silicon. You will drive physical verification from block-level implementation through full-chip integration and final tape-out, working on complex SoC designs targeting advanced process technologies.
This is a highly hands-on technical role requiring deep expertise in DRC, LVS, ERC, PERC, antenna, ESD/EOS, and reliability verification, along with the ability to identify root causes and implement physical fixes directly in Cadence Innovus and/or Synopsys Fusion Compiler.…
What we'd score you on
reqspace match rubricFive dimensions, recruiter-grade. Upload your resume and we'll generate a written explanation of where you fit and where the gaps are.
1
Skills match
For this role: teams
2
Level fit
This role is senior-level. We check your trajectory against it.
3
Domain experience
Your work in the role's domain matters more than your years total. We weight recent and direct experience.
4
Recency
A skill you used last quarter weighs more than one from five years ago. We grade on recency, not lifetime.
5
Location fit
This role is based in Bangalore. We weight your proximity and willingness to relocate.
Score yourself on this role.
Free · no card · written explanation included
Skills in this role
Pulled from the job description. These are the keywords we'll weight when scoring your fit.
teams
More at Velaura
- View →Sr Engineer CAD Pre-Silicon Front End - BangaloreBangalore
- View →Functional Safety Architect - BangaloreBangalore
- View →AI Systems Architect (Models & Hardware Co-Design) - BangaloreBangalore
- View →SoC Design Verification Engineer - BangaloreBangalore
- View →Senior Formal Verification Engineer - BangaloreBangalore
- View →Senior Design Verification Engineer - BangaloreBangalore