PD - Sr Staff — CAD & Design Methodology | RTL-to-GDSII Flow | Advanced Node Methodology |
Bay Areaonsitesenior
Posted 2w ago · via Lever
About this role
ABOUT THE ROLE
As a Sr Staff / Principal CAD & Design Methodology Engineer, you will be the technical architect of RTL-to-GDSII flows and digital design infrastructure for advanced SoC products. You will define and deploy multi-vendor, multi-foundry design methodology platforms, lead hierarchical SoC implementation strategies, and drive low-power chiplet products. You will own the R2G (RTL-to-GDSII) system architecture spanning Intel, TSMC, Samsung, and GlobalFoundries nodes — enabling scalable, high-quality tapeouts across diverse product classes.
What we'd score you on
reqspace match rubricFive dimensions, recruiter-grade. Upload your resume and we'll generate a written explanation of where you fit and where the gaps are.
1
Skills match
We compare your skills against the role requirements.
2
Level fit
This role is senior-level. We check your trajectory against it.
3
Domain experience
Your work in the role's domain matters more than your years total. We weight recent and direct experience.
4
Recency
A skill you used last quarter weighs more than one from five years ago. We grade on recency, not lifetime.
5
Location fit
This role is based in Bay Area. We weight your proximity and willingness to relocate.
Score yourself on this role.
Free · no card · written explanation included
More at Eliyan
- View →DV - Verification Engineer - AMS modelingBay Area, Vancouver or Toronto
- View →PD - Sr Staff - Physical Verification Lead | Signoff & DRCBay Area
- View →DV - Principal Digital Verification EngineerVancouver, BC OR Bay Area, CA
- View →DV - Staff Verification Engineer - SerdesBay Area, Vancouver or Toronto
- View →Digital - SerDes Digital Design LeadBay Area
- View →PD - Principal STA Signoff (Top-Level)Bay Area