I
InfineonES ICW ENG CPS SOC BD PF

Senior Staff Engineer Digital Design

Bangalore BTP (India)onsitestaff

Posted 1w ago · via Eightfold

About this role

We are hiring for Physical Design Engineer with strong hands Physical Design and Timing Closure of complex, low power SoCs targeted for IOT and MCU markets. Your Role Key responsibilities in your new role: This position is for Physical Design and Timing Closure of complex, low power SoCs targeted for IOT and MCU markets. Candidate will be responsible to drive die area, performance, power goals for hierarchical blocks/Top. Candidate will work on various stages of physical design implementation which includes floor planning, IO planning, packager co-design, power grid design, place and route, clock tree synthesis, timing closure, Static/Dynamic IR drop, physical verification checks.…

Read the full description on Infineon's site →

What we'd score you on

reqspace match rubric

Five dimensions, recruiter-grade. Upload your resume and we'll generate a written explanation of where you fit and where the gaps are.

1

Skills match

For this role: perl, shell

2

Level fit

This role is staff-level. We check your trajectory against it.

3

Domain experience

Your work in the role's domain matters more than your years total. We weight recent and direct experience.

4

Recency

A skill you used last quarter weighs more than one from five years ago. We grade on recency, not lifetime.

5

Location fit

This role is based in Bangalore BTP (India). We weight your proximity and willingness to relocate.

Score yourself on this role.
Free · no card · written explanation included
See if I'm a fit →

Skills in this role

Pulled from the job description. These are the keywords we'll weight when scoring your fit.

perlshell

More at Infineon

See all open jobs at Infineon