WPM Integration: Defect Engineer
USonsitemid$104K – $146K
Posted today · via Workday
About this role
Job Details: Job Description: The Wafer Packaging Manufacturing organization is a global team at the heart of Intel's advanced packaging technology and high-volume manufacturing. Our vision is clear: optimize advanced packaging HVM processes end-to-end to maximize yield, quality, and customer satisfaction. WPM spans a broad and critical portfolio - including EMIB and Foveros wafer processing, TSV reveal, C4 bumping, Die Prep, and Wafer Level Assembly - supporting Intel's most strategic technologies across multiple sites worldwide As a WPM Advanced Packaging Defect Reduction Engineer, you will play a pivotal role in protecting yield and elevating defect performance across some of the world's most advanced semiconductor packaging processes.…
What we'd score you on
reqspace match rubricFive dimensions, recruiter-grade. Upload your resume and we'll generate a written explanation of where you fit and where the gaps are.
1
Skills match
For this role: sql, mode, teams
2
Level fit
This role is mid-level. We check your trajectory against it.
3
Domain experience
Your work in the role's domain matters more than your years total. We weight recent and direct experience.
4
Recency
A skill you used last quarter weighs more than one from five years ago. We grade on recency, not lifetime.
5
Location fit
This role is based in US. We weight your proximity and willingness to relocate.
Score yourself on this role.
Free · no card · written explanation included
Skills in this role
Pulled from the job description. These are the keywords we'll weight when scoring your fit.
sqlmodeteams
More at Intel
- View →AI Solution Architect — Edge Agentic and Physical AISaudi Arabia, Riyadh
- View →Software Design Engineer Intern for Physical Design (m/f/d)Germany, Munich
- View →New Mexico Wafer Packaging Manufacturing Advanced Packaging Die Pick Engineering Group LeaderUS, New Mexico, Albuquerque
- View →Senior Principal Engineer, Device DesignUS, Oregon, Hillsboro
- View →Solution Engineer — Edge Agentic AISaudi Arabia, Riyadh
- View →Senior Analog Design EngineerUS, California, Santa Clara
