Principal Engineer, Analog and Mixed-Signal DTCO
USonsiteprincipal$221K – $312K
Posted today · via Workday
About this role
Job Details: Job Description: The Group: Intel's Advanced Design Foundational IP Organization (AD-FIP) within Design Technology Platform (DTP) drives pathfinding and development of the analog/mixed-signal, RF, and high-speed I/O IP that defines what Intel Foundry's leading-edge process technologies can deliver. The AMS Design-Technology Co-Optimization (DTCO) team sits at the intersection of process technology, design rules, PDK, EDA tools, and circuit design, making sure each new node delivers competitive analog, mixed-signal, and custom-design density, performance, and productivity. The Role: We are seeking a senior technical leader in DTCO to define and drive co-optimization of Intel Foundry's next-generation process technologies for analog, mixed-signal, and custom design.…
What we'd score you on
reqspace match rubricFive dimensions, recruiter-grade. Upload your resume and we'll generate a written explanation of where you fit and where the gaps are.
1
Skills match
For this role: python, transformers, teams, split
2
Level fit
This role is principal-level. We check your trajectory against it.
3
Domain experience
Your work in the role's domain matters more than your years total. We weight recent and direct experience.
4
Recency
A skill you used last quarter weighs more than one from five years ago. We grade on recency, not lifetime.
5
Location fit
This role is based in US. We weight your proximity and willingness to relocate.
Score yourself on this role.
Free · no card · written explanation included
Skills in this role
Pulled from the job description. These are the keywords we'll weight when scoring your fit.
pythontransformersteamssplit
More at Intel
- View →Sales Strategy SpecialistSouth Korea, Seoul
- View →Process Integration, Yield, Defect Reduction Engineering LeadUS, New Mexico, Albuquerque
- View →Module Development EngineerUS, Oregon, Hillsboro
- View →Compiler Performance EngineerCanada, Toronto
- View →Senior Compiler Performance EngineerCanada, Toronto
- View →Senior Mixed Signal Post Silicon Validation Engineer IOsUS, California, Folsom
